

MITSUBISHI MICROCOMPUTERS M5L8042-XXXP

6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11654 D

SLAVE MICROCOMPUTER

T-49-19-05

DESCRIPTION

The M5L8042-XXXP is a general-purpose programmable interface device designed for use with a variety of 8-bit microcomputer systems. The device is fabricated using n-channel silicon-gate ED-MOS technology.


FEATURES

- Mask ROM..... 2048-word by 8-bit
- Static RAM..... 128-word by 8-bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low-power stand-by mode
- Single 5V power supply
- Alternative to custom LSI
- Interchangeable with i8042

APPLICATION


Alternative to custom LSI for peripheral interfaces

PIN CONFIGURATION (TOP VIEW)



Note 1 : Connect to V_{SS} in the operating condition.

BLOCK DIAGRAM



MITSUBISHI MICROCOMPUTERS
M5L8042-XXXP

6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11655 D
SLAVE MICROCOMPUTER

T-49-19-05

FUNCTION

The M5L8042-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alternatively through the buffer register between them. The

M5L8042-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8042-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

PIN DESCRIPTION

Pin	Name	Input or output	Function
V _{SS}	Ground	—	Connected to a 0V supply (ground).
V _{CC}	Main power supply	—	Connected to a 5V supply.
V _{DD}	Power supply	—	Connected to a 5V supply. Used as a memory hold when V _{CC} is cut off.
T ₀	Test pin 0	Input	Provides external control of conditional program jumps (JTO/JNTO instructions).
X ₁ , X ₂	Crystal inputs	Input	An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins, the clock frequency can be determined. X ₁ and X ₂ can also be used to input an external clock signal.
RESET	Reset	Input	CPU initialization input.
SS	Single step	Input	Used to halt the execution of a command by the CPU. When used in combination with the SYNC signal, the command execution of the CPU can be halted every instruction to enable single step operation.
CS	Chip select input	Input	Chip select input for data bus control.
EA	External access	Input	Normally maintained at 0V.
R	Read enable signal	Input	Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8042-XXXP.
A ₀	Address input	Input	An address input used to indicate whether the signal on the data bus is data or a command.
W	Write enable signal	Input	Serves as the write signal when the master CPU is outputting data from the bus to the M5L8042-XXXP.
SYNC	Sync signal output	Output	Output 1 time for each machine cycle.
DQ ₀ ~DQ ₇	Data bus	Input/output	Three-state, bidirectional data bus. Data bus is used to interface the M5L8042-XXXP to a master system data bus.
P2 ₀ ~P2 ₇	Port 2	Input/output	Quasi-bidirectional port. When used as an input port, FF ₁₆ must first be output to this port. After resetting, however, when not used afterwards as an output port, this is not necessary. P2 ₀ ~P2 ₃ are used when the M5L8243P I/O expander is used.
PROG	Program	Output	Serves as the strobe signal when the M5L8243P I/O expander is used.
P1 ₀ ~P1 ₇	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF ₁₆ must first be output to this port. After resetting, however, when not used afterwards as an output port, this is not necessary.
T ₁	Test pin 1	Input	Provides external control of conditional program jumps (JTI/JNTI instructions). Can serve as the input pin for the event counter (STRT CNT instruction).

MITSUBISHI MICROCOMPUTERS
M5L8042-XXXP

6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11656 D

SLAVE MICROCOMPUTER

T-49-19-05

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-0.5~7	V
V _{DD}	Supply voltage		-0.5~7	V
V _I	Input voltage		-0.5~7	V
V _O	Output voltage		-0.5~7	V
P _d	Power dissipation	T _a = 25°C	1500	mW
T _{opr}	Operating temperature range		0~70	°C
T _{stg}	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.2			V
V _{IL}	Low-level input voltage			0.8	V
f _(c)	Operating frequency	1		12	MHz

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5 V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IL}	Low-level input voltage		-0.5		0.8	V
V _{IH1}	High-level input voltage (all except X ₁ , X ₂ , RESET)		2.2		V _{CC}	V
V _{IH2}	High-level input voltage (X ₁ , X ₂ , RESET)		3.8		V _{CC}	V
V _{OL1}	Low-level output voltage (DQ ₀ ~DQ ₇)	I _{OL} = 2mA			0.45	V
V _{OL2}	Low-level output voltage (P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , SYNC)	I _{OL} = 1.6 mA			0.45	V
V _{OL3}	Low-level output voltage (PROG)	I _{OL} = 1mA			0.45	V
V _{OH1}	High-level output voltage (DQ ₀ ~DQ ₇)	I _{OH} = -400μA	2.4			V
V _{OH2}	High-level output voltage (all other outputs)	I _{OH} = -50μA	2.4			V
I _I	Input leakage current (T ₀ , T ₁ , R, W, CS, A ₀ , EA)	V _{SS} ≤ V _I ≤ V _{CC}	-10		10	μA
I _{OZL}	High-impedance state output leakage current (DQ ₀ ~DQ ₇)	V _{SS} + 0.45 ≤ V _O ≤ V _{CC}	-10		10	μA
I _{IL1}	Low-level input load current (P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇)	V _{IL} = 0.8V	-0.5			mA
I _{IL2}	Low-level input load current (RESET, SS)	V _{IL} = 0.8V	-0.2			mA
I _{DD}	Supply current from V _{DD}				10	mA
I _{CC} + I _{DD}	Total supply current				145	mA

MITSUBISHI MICROCOMPUTERS
M5L8042-XXXP

6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11657 D

SLAVE MICROCOMPUTER

T-49-19-05

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

DBB Read

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_c (\#)$	Cycle time	t_{CY}		1.25		15	μs
$t_w (R)$	Read pulse width	t_{RR}	$t_c (\#) = 1.25 \mu\text{s}$	160			ns
$t_{su} (CS-R)$	Chip select setup time before read	t_{AR}		0			ns
$t_h (R-CS)$	Chip select hold time after read	t_{RA}		0			ns

DBB Write

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_w (W)$	Write pulse width	t_{WW}		160			ns
$t_{su} (CS-W)$	\overline{CS} , A_0 , setup time before write	t_{AW}		0			ns
$t_{su} (A_0-W)$							
$t_h (W-CS)$	\overline{CS} , A_0 , hold time after write	t_{WA}		0			ns
$t_h (W-A_0)$							
$t_{su} (DQ-W)$	Data setup time before write	t_{DW}		130			ns
$t_h (W-DQ)$	Data hold time after write	t_{WD}		0			ns

Port 2

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_w (PR)$	PROG pulse width	t_{PP}		700			ns
$t_{su} (PC-PR)$	Port control setup time before PROG	t_{CP}	$C_L = 80\text{pF}$	80			ns
$t_h (PR-PC)$	Port control hold time after PROG	t_{PC}	$C_L = 20\text{pF}$	60			ns
$t_{su} (Q-PR)$	Output data setup time before PROG	t_{DP}	$C_L = 80\text{pF}$	200			ns
$t_{su} (D-PR)$	Input data hold time before PROG	t_{PR}	$C_L = 80\text{pF}$			650	ns
$t_h (PR-D)$	Input data hold time after PROG	t_{PF}	$C_L = 20\text{pF}$	0		150	ns

DMA

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_{su} (DACK-R)$	DACK setup time before read	t_{ACC}		0			ns
$t_h (R-DACK)$	DACK hold time after read	t_{CAC}		0			ns
$t_{su} (DACK-W)$	DACK setup time before write	t_{ACC}		0			ns
$t_h (W-DACK)$	DACK hold time after write	t_{CAC}		0			ns

Note 1 : Input voltage level $V_{IL} = 0.45V$, $V_{IH} = 2.4V$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

DBB Read

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_{PZX} (CS-DQ)$	Data enable time after \overline{CS}	t_{AD}	$C_L = 100\text{pF}$			130	ns
$t_{PZX} (A_0-DQ)$	Data enable time after address	t_{AD}	$C_L = 100\text{pF}$			130	ns
$t_{PZX} (R-DQ)$	Data enable time after read	t_{RD}	$C_L = 100\text{pF}$			130	ns
$t_{PZX} (R-DQ)$	Data disable time after read	t_{DF}				85	ns

DMA

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_{PZX} (DACK-DQ)$	Data enable time after DACK	t_{ACD}	$C_L = 150\text{pF}$			130	ns
$t_{PHL} (R-DQ)$	DRQ disable time after read	t_{CRO}				90	ns
$t_{PHL} (W-DQ)$	DRQ disable time after write	t_{CRO}				90	ns

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively.

MITSUBISHI MICROCOMPUTERS
M5L8042-XXXP


6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11658 D
SLAVE MICROCOMPUTER


TIMING DIAGRAMS

T-49-19-05


Read




Write



Port 2



DMA



MITSUBISHI MICROCOMPUTERS

M5L8042-XXXP







6249828 MITSUBISHI (MICMPTR/MIPRC)

91D 11659 D

SLAVE MICROCOMPUTER

T-49-19-05

TYPICAL CHARACTERISTICS



MITSUBISHI MICROCOMPUTERS
M5L8042-XXXP

6249828 MITSUBISHI{MICMPTR/MIPRC}


91D 11660 D

SLAVE MICROCOMPUTER

T-49-19-05

APPLICATION EXAMPLES

(1) Interface with M5L8085AP



(2) Interface with Series MELPS 8-48 Microcomputer and M5L8243P

